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This article is based on a project that aims to develop a single-chip wireless broadband communication system in the 5 GHz band, compliant with the Hiperlan/2 [1] and IEEE 802.11a [2] standards. Both standards specify broadband communication systems using orthogonal frequency-division multiplexing (OFDM) with data rates ranging from 6-54 Mb/s. Depending on the desired data rate, the modulation scheme adopted can be either binary phase shift keying (BPSK), quaternary PSK (QPSK), or quadrature amplitude modulation (QAM) with 1-6 b/subcarrier. The bandwidth of the transmitted signal is 20 MHz and the symbol duration is 4 µs including 0.8 µs for a guard interval.
To open a broad market for consumer products, low cost of the required hardware is essential. One way to realize lowcost systems is to reduce the system complexity and implement all functions in a single chip. A single-chip solution is also advantageous in terms of performance and power dissipation when compared with multichip implementations. Fewer wires have to be routed via slow and power-hungry pad drivers. In addition, short interconnections allow faster operation of the system. Our in-house 0.25 µm SiGe:C BiCMOS technology enables the integration of complex digital baseband and data link control (DLC) functionality together with the analog RF front-end (AFE). Since the complete design flow, from system simulation down to working silicon, is on hand and under one roof, fast feedback is possible during the complete design cycle.
By simultaneously considering all layers of the protocol stack, we were able to optimize the system performance. The dynamic activation/deactivation of certain blocks during transmission and reception allows us to introduce efficient power reduction mechanisms.
In our vision, this broadband modem forms the communication element for a single-chip wireless engine which in turn is the heart of a complete personal digital assistant (PDA). For that purpose we also intend to integrate a TCP/IP processor and a Java-based application engine as well as advanced power management and test engines.
This article is structured as follows. We give a very rough estimation of the algorithmic complexity of various blocks in the baseband and DLC layer of the wireless modem. This allows a first evaluation of the computing resources required for the modem functionality. A discussion based on these results leads to the derivation of a suitable system architecture. Some aspects of the design flow used are highlighted. A set of required hardware and software tools is listed. Some results of our work are presented. Here we focus on the implementation of specific blocks within the digital baseband processor. We summarize our results and suggest further work.
Trends in 4G Wireless Communication
There is an increasing amount of discussion related to fourthgeneration (4G) wireless systems that are expected to emerge quite soon after the deployment of third-generation cellular mobile systems. It is naturally too early to state anything firm on 4G, but we think that some general trends can already be seen in R&D. In our opinion the following aspects seem to be common themes and technologies for wireless 4G systems. First, it is believed that broadband data communication capability is at least as important as voice communication. This has lead to the trend to use Internet Protocol (IP) as a generic protocol technology. Second, 4G networks will be heterogeneous multitechnology systems, where different networks must be able to interoperate and should be designed to be "polite" to each other (e.g., they should cause as low interference as possible to other wireless devices). Third, there is still an increasing demand for faster broadband wireless networks. In our opinion outdoor bit rates will be over 100 Mb/s and in some cases the bit rates could be even in the order of 1 Gb/s in the future. Fourth, the requirement to support wireless ad hoc networks and zero configurability have high priority with 4G systems. Finally, it is highly possible that the future 4G infrastructure is not built just around macrocellular (e.g., Universal Mobile Telecommunications System, UMTS) and microcellular (e.g., wireless LAN, WLAN) technologies; personal and body area networks (PANs and BANs) will also become very important. This is leading to a proliferation of small, cheap, high-bit-rate system-on-silicon radio devices that are necessary for pervasive and ubiquitous computing.
The above mentioned common 4G trends mean that a lot of relevant research and development can already be done without knowing exactly how these future wireless systems and heterogeneous networks will evolve. Following the outlined trends, the industry is moving into higher frequency bands, starting to use OFDM, and increasing the integration level. Especially for ubiquitous network access it is important to provide efficient and cost-effective systemon-silicon platforms that are capable of providing high flexibility and performance. In order to be able to test some of the 4G networking issues with present-day technology and to provide an evolutionary path toward new solutions, we have studied the possibility of providing an IEEE 802.11a and Hiperlan/2 compatible system on silicon. With respect to the physical layer (PHY) these standards are quite similar, but on the medium access control (MAC) layer they are largely different. The IEEE 802.11 standard defines a carrier sense multiple access with collision avoidance (CSMA/CA)-based "wireless Ethernet" system; Hiperlan/2 is a connection-oriented timedivision multiple access (TDMA)-system. Potentially there is a great advantage in providing both Open System Interconnection (OSI) layers (PHY and MAC) on same silicon. Moreover, we believe that, using advanced SiGe:C BiCMOS process technology, in the future it will be possible to package both communication and computing capabilities into a single chip. This would allow spreading these WLAN-type wireless computing engines all over the environment to provide communications, automation, routing, and computing services. One possible use for this sort of high-bit-rate small chip is to work as a gateway to forward aggregated data from BANs and PANs to the Internet by using WLANs. This means that in the 4G paradigm we can support dense networks, where fast WLANs at high frequencies (17 and 60 GHz) are available almost everywhere and in particular in high population density areas. This mass application of WLANs will lead to very competitive pricing.
We think that especially in the case of high-performance systems and/or consumer products, it is important to do an overall cooptimization between all relevant OSI layers of communication, instead of today's separate optimization. Taking into account chip manufacturing and OSI layers 1-3 concurrently not only leads to better optimized and cheaper chips, but also reduces the time to market. Finally, on the terminal side, we believe that a software radio approach is becoming important in the 4G systems timescale. The functional blocks we are defining and developing can be reused for softwaredefined radio development.
Estimation of Algorithmic Complexity

Computational Requirements of the Baseband Processor
Based on the IEEE 802.11a standard a C-model was developed that simulates the functionality of the data path for baseband processing. The transmitter model consists of a baseband control unit, header insertion, parity generation, a scrambler, an encoder (rates 1/2, 2/3, 3/4, 9/16), an interleaver, a modulator, and a 64-point inverse fast Fourier transform (IFFT). Parity generation is necessary for protecting the signal field. In the receive direction the components of the transmitter are reversed consisting of a 64-point FFT, a demodulator, a deinterleaver, a Viterbi decoder, a descrambler, and a parity check. The OFDM synchronization unit was not modeled.
The software of the model (C-code) was implemented on a SUN Sparcstation 10 at 40 MHz (processor: MS390Z50) using For statistical reasons we transmitted 1024 bytes 500 times at different bit rates ranging from 6-54 Mb/s. In Fig. 1 the processing time is plotted on the Y axis in seconds. This is the time the C program requires to transmit or receive a fixed number of OFDM symbols. In transmit direction and for a constant number of symbols the overall processing power will be increased only slightly if the bit rate increases from 6 to 54 Mb/s, as can be seen in Fig.  1a . This is due to the increased number of bits per subcarrier. A second observation is that in all cases most of the processing power will be needed for the IFFT. Since the IFFT is dominant, and always one IFFT has to be performed per symbol, the increase of total processing power plotted against data rate is relatively small.
In the receive direction the Viterbi decoder consumes most of the calculation power, as shown in Fig. 1b . The fraction of the total time used by the Viterbi decoder reaches from 98 percent at 6 Mb/s up to 99.9 percent at 54 Mb/s. The remaining 0.1-2 percent processing power is shared by all other functional blocks.
Our calculations demonstrate that the processing power of the IEEE 802.11a system is distributed in an asymmetric fashion between transmit and receive operations. This is caused by the overwhelming cost of the Viterbi decoder on the receiver side. As illustrated in Fig. 1 , the distribution of the processing power between transmit and receive mode also depends on the data rate used. Due to the dominance of the Viterbi decoder in terms of processing requirements, a hardware implementation is necessary for our application.
DLC Profiling for 802. 11
Some hints concerning the required processing power within the DLC layer in an IEEE 802.11 system can be obtained from available systems. The chip Am79C930 from AMD [3] implements the IEEE 802.11 MAC on the basis of an 80188 processor clocked at 40 MHz. Intersil has developed the HFA 3842, a MAC processor for the 2.4 GHz direct sequence spread spectrum (DSSS) physical layer of IEEE 802.11b [4] . This chip supports station functionality with data rates up to 11 Mb/s. The external clock runs at 44 MHz.
We have developed a complete abstract simulation model for IEEE 802.11 using the Specification and Description Language (SDL). When simulating this model using Telelogic's SDL simulator, about 50 percent of the processor power is required for the SDL runtime environment. Figure 2 shows the contribution of the different SDL processes of our model in the remaining 50 percent of the processor power, which is spent for executing the user code. The software cyclic redundancy check (CRC, only needed in SDL processes TxAddFcs and RxCheckFcs) dominates the required processing capacity using a total of 75 percent of the available resources. The process ChannelState, which is responsible for monitoring the idle or busy state of the radio channel, consumes the second most processing power after CRC. This is due to the backoff procedure running in this SDL process. The control processes AuthService and AssocService are only called on demand, that is, very rarely. The same applies to the process MIB, responsible for setting and reading the station's management information base.
Encryption, which would be even more expensive than CRC, was not used in this example.
Although we don't have absolute figures for the required processor performance, the following conclusions can be drawn from our simulations of an IEEE 802.11 system: • A station only capable of distributed coordination function (DCF) requires modest processing power. The most timecritical task is the generation of the acknowledgment frame within 16 µs.
" Figure 2 . Relative processing requirements of the DLC processes of our 802.11 SDL model when not using encryption.
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• Most processing power is needed when using the optional point coordination function (PCF). Any station must be able to respond with a data frame within 16 µs.
• CRC and encryption/decryption must be implemented in hardware in order to achieve reasonable performance. From these estimates, we expect that the IEEE 802.11a MAC layer can be implemented in software on an ARM 7 processor with appropriate dedicated hardware accelerators.
The System Concept and Main Parameters
The complete modem is broken down into three main blocks -the analog front-end including the analog-to-digital (A/D) and D/A converters, the digital baseband processor, and the DLC layer, as shown in Fig. 3 . In the following sections the system concept as well as corner parameters of the main blocks are discussed.
Analog Front-End and Data Converters
For the implementation of the analog front-end three main topologies can be chosen. A possible solution is the "normal" super-heterodyne transceiver using one mid-range intermediate frequency. This is the most conventional approach, which would require a narrowband filter at the center frequency of the IF. With the current technologies these filters can only be implemented using surface acoustic wave (SAW) devices. Using this approach, the I/Q separation can be done in the analog domain, which means that two A/D converters with an analog bandwidth of 10 MHz each are required. A block diagram of the super-heterodyne transceiver is shown in Fig. 4 . The IF chosen in our design is 810 MHz. The required SAW filters are also the main disadvantage of the super-het concept. With current technology they can only be added as external components to the mixed-signal chip, leading to increased cost and area. Furthermore, high-frequency signals need to be routed off-chip which leads to an increase in power dissipation.
Another possible strategy is to adopt a low-IF concept. With this technique costly SAW filters can be avoided. This allows moving the I/Q splitter from the analog domain into the digital domain. However, one disadvantage of this approach is that the analog bandwidth of the A/D converter has to be at least 20 MHz. This requires an attendant higher sampling rate of the A/D converter. Furthermore, additional circuitry in the digital domain such as a numerically controlled oscillator (NCO) for the I/Q separation is needed. The specification of the (single) analog mixer also becomes tighter and demands extra effort in the analog domain.
A similar argument applies to the zero-IF (or direct downconversion) concept. Here the RF signal is directly converted to baseband (i.e., the IF is zero). Any channel selection must be done on the baseband and/or digital signal processing (DSP) level rather than split into IF and baseband domains as with the super-het architecture. Additionally, one faces all the problems of signal dynamics that require much more effort and precision in the RF section. However, compared to the low-IF topology, only low pass filtering is necessary.
Even though in the long term both low IF and zero IF are more promising since no external SAW filters are needed, here we advocate adoption of the conventional super-het transceiver. This decision is the result of a risk assessment of the various techniques. Adopting a well-known transceiver architecture does reduce the probability of costly and timeconsuming redesigns for the single-chip modem. However, in parallel to the super-het AFE we have started to design the zero-IF and low-IF topologies. For the super-heterodyne transceiver the data converters have a relatively relaxed specification. The two A/D converters require at least a resolution of 3 bits (for demodulator) plus 4 bits (for soft decision input of the Viterbi decoder). Leaving three additional bits for digital adjustment of the dynamic range and to counter the arithmetic noise results in a total of 10 bits. The sample rate has to be at least 20 MHz (Nyquist rate). However, in our implementation, to simplify the design of the channel filter and interpolator (see a later section), a sample rate of 80 MHz will be used. A pipelined A/D converter architecture will be deployed to achieve the specification above.
In the transmitter we use two D/A converters having a resolution of 10 bits and a sampling rate of 80 MHz as well. The main reason for oversampling by a factor of four is that the analog reconstruction filters can be designed with relaxed specifications.
Digital Baseband
Software Radio vs. Dedicated Hardware -Recently, the concept of a software-defined radio has attracted much attention. However, we believe that for our application, even with the most advanced technology, a traditional software radio approach is not economically feasible. This is because the high data rates and complex algorithms require excessive computational performance. Furthermore, both 5 GHz standards allow only very little latency in the baseband processor (in the order of 10 µs) in order to meet the timing constraints for sending acknowledgment frames.
Extremely high-performance DSPs, on the other hand, are also very expensive. Another aspect is their attendant power dissipation. On average, the power dissipation of a software solution is an order of magnitude higher than a functionally equivalent hardware implementation. The main advantages of a software-defined radio are flexibility and the possibility of reconfiguration. However, the advantages can only be exploited if the computational demands can easily be met with a low-cost processor. In our case either a multiprocessor system or a processor with a number of hardware accelerators would have to be used. Therefore, we have decided to use dedicated hardware for the baseband processing. The function of transmitter and receiver lend themselves to a data path architecture. An additional dedicated controller to adjust parameters during transmission and reception is also implemented in hardware. Configurability is achieved by using (embedded) field programmable gate arrays (FPGAs).
To decentralize some time-critical control functions, a token flow approach was adopted. Every block in the baseband processor has an input signal, which indicates that valid data is ready for processing. A similar signal is generated by every block upon output to indicate that data can be processed by the subsequent block. The token flow approach can easily be enhanced with clock gating. This results in an efficient and easy to implement power saving mechanism.
Even though most blocks of the synchronization unit are not directly in the datapath a hardware implementation is advocated in order to meet the tight timing constraints. An embedded FPGA is used to allow modifications for certain specific applications.
The main differences between Hiperlan/2 and IEEE 802.11a are in the puncturing modes, the algorithm for scrambler initialization and the selection of the appropriate data rate in the receiver. By allowing configuration of some functional blocks, the baseband processor can easily be designed to operate with both standards.
DLC-Layer
As discussed in an earlier section, the DLC layer will be implemented using hardware-software codesign. For the software part, we will use an ARM 7 processor that will be inserted as a synthesizeable core into the single-chip design. During system development, we used a NET+ARM™ development board from NETsilicon, Inc. The board has an integrated 100 Mb/s Ethernet interface that will be used for the interface between the DLC and the upper layers in the protocol stack.
The following DLC functionality will be implemented using hardware accelerators:
• CRC (32-bit in IEEE 802.11, 16 and 24-bit in Hiperlan/2, each processing 8 bits = 1 octet in parallel) • System time handling and timers with a resolution of 1 µs (IEEE 802.11) or 0.4 µs (Hiperlan/2), respectively • Optional encryption/decryption During system development, the accelerators are realized using a programmable logic device (FPGA) connected to the processor test board. In the single-chip solution they will be designed in VHDL and synthesized along with the processor core.
Interface Definition
The interfaces of the modem correspond to the main building blocks: analog front-end (AFE), baseband (digital) part of the PHY layer (BB), and DLC layer.
AFE-BB Interface -This interface is represented by the D/A and A/D converters. Both converters operate at 80
Msamples/s with 10 bit resolution on both the I and Q channels. Furthermore, we will use a 3-wire bus to transfer some control information from the BB to the AFE (e.g., for sleep modes and RF channel selection) and vice versa (e.g., the receive signal strength indicator, RSSI).
BB-DLC Interface -During system development, the interface between the physical layer and the DLC layer will probably be implemented as an 8 bit parallel port similar to an EPP (enhanced printer port) interface according to IEEE 1284. For the highest system data rate of 54 Mb/s, the interface must operate at about 7 Mbytes/s. The interface design is intended to support both standards, IEEE 802.11 and Hiperlan/2. Control data are also transferred via the EPP port.
In the single-chip design the data exchange between the PHY layer and DLC will be organized via shared memory.
Upper DLC Interface -This interface connects the wireless LAN to either a wired LAN such as Ethernet or asynchronous transfer mode (ATM), or an application running on a computer. In the first demonstrator we will use a 100 Mb/s Ethernet interface. A later version will employ a PCMCIA-card to connect to a PC. To transfer DLC control information at the upper interface, the Simple Network Management Protocol (SNMP) could be implemented and used.
Technology and Design Flow
Design Flow for the Analog Front-End
Our step-by-step approach is focused toward a single-chip RF front-end using IHP's in-house SiGe:C technology. Consequently, the design flow is mainly based on our design environment. Circuits capable of handling the signals of interest are designed, laid out, and implemented in mainstream 0.25 µm CMOS as well as in our in-house BiCMOS technology.
Apart from the key circuits like voltage controlled oscillators (VCOs), low noise amplifiers (LNAs), and up/down con-verters, further analog circuits are needed to complete the analog front-end chip. Low-cost implementation is another issue for this kind of circuit, which implies the need for highquality-factor passive components (inductors, varactors, etc.) . These are difficult to realize monolithically in silicon. This is even more so if only standard CMOS technology is available. Our in-house 0.25 µm SiGe:C BiCMOS process constitutes an ideal platform for system-on-chip design and for implementing the Hiperlan/2 and IEEE 802.11a modems. Radio frequency AFE and DSP integrated in one chip will be the challenge for future designs.
Design Flow for BB
After having done a rough profiling of the computational demands of the baseband processor on the basis of a C program, an application-specific integrated circuit (ASIC) design flow was deployed.
For the algorithmic verification a complete model using Cadence's Signal Processing Worksystem (SPW) has been generated. The main blocks of the SPW model are then modeled in synthesizable VHDL. An SPW/VHDL cosimulation ensures that the VHDL models are functionally correct. The functionally verified VHDL models will be synthesized and a timing verification will be performed. For rapid prototyping an in-circuit emulator from Quickturn as well as various FPGA boards were deployed. After verification of the complete system the implementation as an ASIC, using our inhouse SiGe:C BiCMOS technology, is performed.
Design Flow for DLC
After having partitioned the DLC functionality into hardware and software, the hardware accelerators are designed using the standard digital design flow based on VHDL. For developing the software part, we use SDL in the following way:
• Develop abstract simulation models for a complete wireless LAN complying with IEEE 802.11a and Hiperlan/2, respectively. These models permit thorough and extensive testing of the full DLC functionality within the framework of a network, including system behavior in unexpected situations (frame transmission errors, etc.).
• After verification, use automatic C-code generation to compile the SDL code into the source code for a C compiler on the intended hardware and software platform. This C code must be revised, for example, by replacing parts of the automatically generated code with hand-optimized C or assembler functions in time-critical modules. Moreover, handlers for the external interfaces of the DLC system and for connecting the hardware accelerators must be written.
• Generate executable code for the target processor and operating system. Testing and profiling of this code will be used to iteratively optimize the SDL and / or C code until the system meets all specifications in real time. From our abstract SDL simulation model, we can easily derive abridged DLC models for different modem configurations (e.g., for a station or an access point only) or to support or not support the optional point coordination function (PCF).
For the simulation of the abstract SDL model we use the simulator from Telelogic. Using a tool from the same company, C code is automatically generated from this SDL model. To simplify the debugging of the executable, running on a 32-bit ARM7TDMI RISC processor, the real-time operating system pSOS is deployed.
Preliminary Results
Implementation of Analog Front-End
Our designs aim to implement the transceiver as illustrated in For the VCO we use the negative transconductance principle in order to get a high oscillation swing. Compared to the Colpitts oscillator topology we used earlier, we achieve a slightly better phase noise figure of -105 dBc/Hz at 1 MHz offset. The VCO operates down to below 2 V supply with a tuning range of about 550 MHz at nominal conditions. At 2.5 V, the power consumption is 15 mW. The area is 0.6 × 0.5 µm 2 . As an example of our circuits, Fig. 5 shows the chip photo of the VCO discussed above together with its measured tuning range.
Our second VCO operates at 810 MHz with an external tank. Combined with our polyphase filter and two mixers, this essential circuit block of the receiver retrieves the I and Q components from the IF signal. One mixer realizes 12 dB of conversion gain and achieves the 1 dB compression point (CP1dB) at +1 dBm while consuming 12.5 mW power. The 
SPW Model of Baseband with Synchronization
The complete baseband processor, consisting of the data path of transmitter and receiver as well as the synchronization, has been modeled using the Signal Processing Worksystem (SPW) from Cadence™. This SPW model represents the basis for our hardware implementation. The total effort for modeling the baseband processor in SPW was approximately two man years. In this section some aspects of synchronization are discussed in more detail.
In the IEEE 802.11a and Hiperlan/2 standard preamble symbols are defined that have to be transmitted at the beginning of each frame. This makes the synchronization procedure completely different from that used for continuous transmission (i.e., DAB, DVB).
A so-called one-shot synchronization has to be used, where a first estimation of the synchronization parameters is obtained using some preamble symbols. These parameters are kept constant throughout reception of a frame. The estimator is mainly based on autocorrelations and crosscorrelations, and the preamble structure has to be optimized in order to minimize the estimation variance. Since IEEE 802.11a is only directed at LAN applications, it defines only a single preamble structure. In the case of Hiperlan/2, four preambles were proposed.
It is obvious that the one-shot synchronization is not optimal in terms of performance because it considers constant parameters during the frame reception. Nonetheless, due to the timing constraints this is the only solution when transmitting at high bit rates. In the following, we discuss the three most important parameters to be synchronized: symbol/frame timing offset, carrier frequency offset, and sampling clock frequency offset [5] .
• Symbol/frame timing offset: When receiving a frame, it is necessary to establish the timing for the frame (i.e., to determine its first sample). Any mismatch in the determination of this parameter will introduce a phase error, which will depend on the subchannel position but be constant from symbol to symbol (DFT property: delay in time turns into a linear phase in frequency). Furthermore, if the symbols are affected by a dispersive channel, some of the information from one symbol will spread out into the next symbol. In this case, if the initial position found for that symbol falls in the region affected by this spreading, the timing offset will also introduce some intersymbol interference (ISI).
• Carrier frequency offset: The carrier frequency offset is due to some frequency mismatch during RF downconversion. The main effect is the loss of orthogonality in the received signal because we no longer have an integer number of periods for each of the transmitted subcarriers inside the symbol time (FFT time), thus producing intercarrier interference (ICI).
• Sampling clock frequency offset: The sampling clock frequency offset denotes the frequency mismatch between the clock at the transmitter and the one at the A/D converter in the receiver. Due to thermal drift, this frequency offset will also change (slowly) in time. Although its effect is quite small for BPSK and QPSK, sampling clock frequency offsets could have a serious effect when transmitting in 64-QAM mode. The way to estimate all these parameters depends on the preamble structure being used. The order in which the parameters will be estimated is also a crucial question.
In our solution, shown in Fig. 6 and discussed in [6] , the whole estimation process is divided into two parts: time and frequency domain. The time domain processing is basically an autocorrelation operation on the input signal and serves to detect the symbol timing as well as to obtain an initial estimation for the frequency offset (fractional frequency offset). The subsequent frequency domain processing uses a crosscorrelator to obtain the integer part of the frequency offset. During the frequency domain processing we also obtain a first estimation of the channel characteristics.
The problem of estimating the sampling clock frequency offset is more complex. We use a fixed clock and an interpolator filter placed at the output of the A/D converter with an interpolation factor that depends on some error signal. Afterward, a decimator filter is deployed to comply with the 20 MHz sampling frequency. Possible structures for the interpolator are explained in [7] , where the authors derive a method to generate the error signal for the interpolator by using the pilot information.
• Channel estimation: Both standards define a pilot-based symbol structure [1, 2] , which means that the information transmitted in some of the subchannels is known a priori at the receiver. We can make use of these pilots in the channel estimator. In particular, when using pilot channels we are making an attempt to sample the channel, simplifying the problem to a linear interpolation problem. This method works if the pilot spacing is small compared to the coherence bandwidth of the fading channel. However, in the IEEE 802.11a and Hiperlan2 standards the pilot spacing is not small enough. Thus, a different solution had to be found. A Gaussian interpolator or some architecture based on Lagrange interpolators has been proposed [8] . Other possibilities are Wiener filtering or the method of least squares. The solution we have adopted is based on Wiener filtering with some simplification of the channel statistics. In a strict sense, the Wiener filtering should be two-dimensional. However, due to the nearly independent behavior of the correlation functions in time and frequency, the problem is simplified by using two one-dimensional filters [9] .
Whatever method is used, it will only work if the channel impulse response (CIR) is shorter than the cyclic prefix. If not, some ISI (modeled as noise) will degrade the channel estimations. To avoid this, for certain applications a preequalizer filter must be used to shorten the CIR.
Hardware Implementation of the FFT Processor and Viterbi Decoder
FFT Processor -As discussed in previous sections, the FFT/IFFT is an integral component of the PHY layer of OFDM-based communication systems.
According to the specifications of IEEE 802.11a and Hiperlan/2, the OFDM transceiver has to perform a 64-point IFFT (in the transmit direction) or FFT (in the receive direction) within 3.2 µs. This implies that a highly specialized architecture has to be used to satisfy this tight timing constraint. Also, from a power dissipation point of view an implementation using dedicated hardware is beneficial when compared with a general-purpose DSP architecture.
It is possible to use the conventional Cooley-Tukey algorithm [10] for this purpose, but to meet the timing specification one has to employ a highly parallel structure or use a very high frequency of operation that leads to high area and power consumption. Thus, it is necessary to develop a simple but efficient design methodology that on one hand keeps the area and power consumption as low as possible and on the other hand satisfies the timing constraint.
In our algorithmic formulation, we reformulate the 64-point FFT in terms of a 2D 8-point FFT. The 64-point FFT can be computed by first performing an 8-point FFT of the appropriate input data slot, then multiplying them with nine unique interdimensional constants and finally once again generating an 8-point FFT of the resultant data. The IFFT is performed by first swapping the real and imaginary parts of the incoming data and then performing the forward FFT on them and once again swapping the real and imaginary parts of the data at the output. This method allows us to perform the IFFT without changing any internal coefficients and thus results in a more efficient hardware implementation.
From the algorithmic point of view, our method requires fewer arithmetic computations than that of the conventional Cooley-Tukey algorithm. The Cooley-Tukey algorithm requires 192 complex multiplications and 1152 additions/subtractions. Our algorithm needs only 49 complex multiplications and 994 additions/subtractions, that is, our method requires only 25 percent of the real multiplications and 86 percent of the additions/subtractions of the conventional approach. This results in a significant reduction of power dissipation and enables high-speed operation.
The basic block diagram of the proposed 64-point FFT/IFFT module is shown in Fig. 7 . It uses a novel architecture consisting of one input buffer, one 8-point FFT module, an internal buffer and four real multipliers. The input data slots are stored in the buffer every 4 µs and the 8-point FFT module fetches the data from the buffer as soon as the computation of 64-point FFT for a particular data slot is completed. The multiplied data are stored in an internal register, cb (shown in Fig. 7) , from where they are rerouted to the 8-point FFT module in appropriate order to generate the final result. The final results are stored in the buffer cb once again from where the output is generated in a wordserial manner. The input mechanism, the internal computation process, and the data output mechanism are carried out in pipelined fashion. The parallelism and pipelining introduced in this architecture are also favorable from a power consumption point of view.
The architecture is synthesized for 0.25 µm CMOS technology operating at 20 MHz clock frequency. The simulation results for the synthesized circuit demonstrates the correctness of the structure. The silicon area of the complete FFT core is 5.5 mm 2 , which is equivalent to 81K gates in that technology. At the operating frequency of 20 MHz the average power consumption of the whole structure is 67 mW. Clock gating is deployed to reduce the total switched capacitance.
At 20 MHz clock frequency the core architecture is capable of computing a 64-point FFT/IFFT in 0.9 µs. However, with the serial input and serial output circuitry, the throughput of the architecture is one 64-point FFT/IFFT at every 3.15 µs. These figures indicate that the proposed architecture is highly suitable for application in OFDM based wireless broadband communication systems. The layout of the architecture is done for IHP's in-house 0.25 µm CMOS technology. Currently, the FFT processor is being fabricated in-house as a discrete component.
Viterbi Decoder -A 6-bit soft-decision Viterbi decoder has been designed and implemented. It consists of an add-compareselect unit which is instantiated 64 times, a memory that stores the decision of 64 nodes, an algorithm that searches for the minimum of the Hamming distance, as well as a traceback unit.
The Viterbi decoder was implemented using a standard ASIC design flow and fabricated in UMC's 0.25 micron 5 metal layer CMOS technology. A die photo of the chip is presented in Fig. 8 . The chip has the following parameters: The area is 9 mm 2 (137 k gates), the clock frequency is 80 MHz and the worst case power consumption is 625 mW. To our knowledge there is currently no discrete device available which fulfills this specification.
DLC Implementation
The abstract SDL simulation model for IEEE 802.11 is completed. It implements the full DLC functionality as defined in this standard and serves as a basis for a real-time implementation. We are now working on the implementation of the 802.11 MAC on a 33 MHz NET+ARM™ processor board with hardware accelerators. For a version implementing the station's functionality only, the C source code generated automatically from the SDL model consists of about 35,000 lines of code corresponding to a text size of 1.1 Mbytes. The executable ROM image for the ARM7TDMI processor consists of about 350 kbytes user code generated from SDL plus 650 kbytes for pSOS. The required resources will increase when the functionality is extended, for example, by that of an access point. The total effort for implementing the abstract SDL model including a comprehensive test environment and documentation amounts to approximately 3 man years.
For Hiperlan/2, the abstract SDL simulation model is currently under development.
Conclusions
Currently, there are many institutions working on implementing modems according to the Hiperlan/2 and IEEE 802.11a standards. The computational requirement for the baseband functionality is very high. In particular, the response time for generating acknowledgment frames requires extremely small latency in the baseband processing. Therefore, for the digital baseband block a pure hardware implementation, with some opportunity for system configuration using embedded FPGA, is advocated. This also results in comparatively low power dissipation.
The DLC is being implemented on a standard processor with some hardware accelerators attached. In particular, the CRC, the encryption/decryption unit, and timer functions will be mapped onto dedicated hardware.
In order to reduce total system cost, a single chip modem comprising analog front-end, D/A and A/D converters, baseband processor, and DLC processor is being developed. The single-chip solution is also expected to be superior in terms of performance and power dissipation when compared to multichip implementations. A token-flow approach was used to decentralize the control functions. This allows for easy application of clock gating techniques to further minimize the system power dissipation. Further work will apply asynchronous circuit techniques for connecting modules across the chip.
The single-chip wireless broadband modem is part of an initiative for a truly single-chip PDA that additionally consists of an application engine, a protocol processor, and a power management and test engine. These components are currently under development and will form the basis of a versatile system components library. We strongly believe in a multiprocessor on chip approach where each processor can be optimized according to its functional requirements. The hardware-software partitioning influences the trade-off between system flexibility and power efficiency. Therefore this decision requires good understanding of the specification and the interaction between system components. We are still at the beginning of understanding system considerations under these overall optimization criteria. 
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